Sum addressed decoder

In CPU design, the use of a Sum Addressed Decoder or Sum Addressed Memory (SAM) Decoder is a method of reducing the latency of the CPU cache access. This is achieved by fusing the address generation sum operation with the decode operation in the cache SRAM. ==Overview== The L1 data cache should usually be in the most critical CPU resource, because...
Found on
No exact match found